))
RISC V CPU's - A New Wave in Open Source Hardware
Manage episode 336312835 series 3215590
Content provided by Hari Santhosh. All podcast content including episodes, graphics, and podcast descriptions are uploaded and provided directly by Hari Santhosh or their podcast platform partner. If you believe someone is using your copyrighted work without your permission, you can follow the process outlined here https://player.fm/legal.
In this edition of Alpha Alloy podcast, Hari delves into the open source hardware community, how the landscape has evolved over the last decade, and talks about what the future holds with the current developments in Open Source Hardware. RISC V Instruction Set Architecture (ISA) is primarily taken as a test-bed to act as a yardstick on how the hardware community is navigating forward.
…
continue reading
15 episodes
Share
