))
Designing with Chiplets To Build The Dream Chip
Manage episode 382903219 series 3527547
Content provided by AspenCore. All podcast content including episodes, graphics, and podcast descriptions are uploaded and provided directly by AspenCore or their podcast platform partner. If you believe someone is using your copyrighted work without your permission, you can follow the process outlined here https://player.fm/legal.
In this episode, we talk about chiplets, 3D stacking, heterogenous integration, and multi-die systems design. Stanford University’s Subhasish Mitra talks about his keynote at the HiPEAC conference, where he talked about using computation immersed in memory to break down the memory wall and the scaling wall and build a dream chip delivering 1000x energy efficiency. And then, we talk to Cadence, Synopsys, and Eliyan about some of the opportunities and challenges for chiplet design.
35 episodes
Share
